Machine Instructions and Addressing Modes · Computer Organization · GATE CSE

Consider the following statements. I. Daisy chaining is used to assign priorities in attending interrupts. II. When a device raises a vectored interru.

Consider the following data path diagram. Consider an instruction: R0 $$ \leftarrow $$ R1 + R2. The following steps are used to execute it over the g.

A processor has $$40$$ distinct instructions and $$24$$ general purpose registers. A $$32$$-bit instruction word has an opcode, two register operands .

For computers based on three-address instruction formats, each address field can be used to specify which of the following: (S1) A memory operand (S2).

A $$CPU$$ has $$24$$-bit instructions. A program starts at address $$300$$ (in decimal). Which one of the following is a legal program counter (all va.

Which of the following addressing modes are suitable for program relocation at run time? $$1.$$ Absolute addressing $$2.$$ Based addressing $$3.$$ Re.

The most appropriate matching for the following pairs $$X:$$ Indirect addressing $$Y:$$ Immediate addressing $$Z:$$ Auto decrement addressing is $$1.

Marks 2

A processor with 16 general purpose registers uses a 32-bit instruction format. The instruction format consists of an opcode field, an addressing mode.

A processor uses a 32-bit instruction format and supports byte-addressable memory access. The ISA of the processor has 150 distinct instructions. The .

Consider the given C-code and its corresponding assembly code, with a few operands U1-U4 being unknown. Some useful information as well as the semanti.

A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains.

A processor has $$16$$ integer registers $$\left( \right)$$) and $$64$$ floating point registers $$(F0, F1,… , F63).$$ .

Consider a processor with $$64$$ registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two sourc.

Consider a processor with byte-addressable memory. Assume that all registers, including Program Counter $$(PC)$$ and Program Status Word $$(PSW),$$ ar.

Consider the following code sequence having five instructions $$$$ to $$$$. Each of these instructions has the following format. $$\,\,\,\,\.

A machine has a $$32$$-bit architecture, with $$1$$-word long instructions. It has $$64$$ registers, each of which is $$32$$ bits long. It needs to su.

Consider two processors ܲ$$$$ and $$$$ executing the same instruction set. Assume that under identical conditions, for the same input, a pro.

Consider a hypothetical processor with an instruction of type $$LW$$ $$R1, 20(R2),$$ which during execution reads a $$32$$-bit word from memory and st.

On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer $$500$$ bytes from .

Which of the following must be true for the $$RFE$$ (Return From Exception) instruction on a general purpose processor? $$1.$$ It must be a trap instr.

Which of the following is/are true of the auto increment addressing mode? $$1.$$ It is useful in creating self relocating code $$2.$$ If it is include.

For all delayed conditional branch instructions, irrespective of whether the condition evaluate true or false,

Consider the following program segment. Here R1, R2 and R3 are the general purpose registers. Assume that the content of memory location $$3000$$ is.

Consider the following program segment. Here R1, R2 and R3 are the general purpose registers. Assume that the content of memory location $$3000$$ is.

Consider the following program segment. Here R1, R2 and R3 are the general purpose registers. Assume that the content of memory location $$3000$$ is.

Consider a three word machine instruction $$ADD$$ $$A$$ $$\left[ <> \right],\,@\,B$$ The first operand (destination) ''$$A$$ $$\left[ <> \ri. GATE CSE 2004

Consider the following program segment for a hypothetical $$CPU$$ having three user registers $$R1,R2, $$ and $$R3.$$ Consider that the memory is b.

Consider the following program segment for a hypothetical $$CPU$$ having three user registers $$R1,R2, $$ and $$R3.$$ Let the clock cycles require.

Which is the most appropriate match for the items in the first column with the items in the second column? $$X.$$ Indirect Addressing $$Y.$$ Indexed .